StackRating

An Elo-based rating system for Stack Overflow
Home   |   About   |   Stats and Analysis   |   Get a Badge
Rating Stats for

artless noise

Rating
1513.43 (50,945th) 		Reputation
15,641 (8,961st)
Page: 1 2 3 ... 9
Title Δ
If Atomic is used, is there a lock contention 0.00
How is working the process of direct access to memory in non-Secure... 0.00
Is there any reference to "main" in the default linker sc... 0.00
In linux kernel source, why is there only one defconfig file for ar... 0.00
Building GCC as an ARM cross compiler with multilib support 0.00
What is the usecase of Scratch Registers in ARM? 0.00
How to access command line args from _start in ARM Linux 0.00
Why the arm port of Linux kernel did not backup the "cpsr"... 0.00
Stack Frame not correct with GCC and STM32 0.00
SMP affinity routing doesn't work with GICv2 on ARM +0.53
LDRB Instruction with arrays and strings 0.00
Should a semiconductor manufacturer buying IPs from ARM meet the cl... 0.00
How to calculate the LR value when ARMv7-A architecture implementat... 0.00
Obtaining device drivers from ROMs 0.00
Linux kernel fails to detect rootfs from SD card while booting -0.52
Which ARM memory barrier guarantees that one of two threads will ob... 0.00
Initializing Negative Data Types in ARM Assembly 0.00
How to install dependencies for a project that is being cross-compi... -0.53
How to load multiple data directly from label to registers 0.00
How to detect FPU in Cortex M? 0.00
Why fill “0x50C06” to level 1 page table entry? 0.00
Understanding memory mapping conceptually 0.00
How to find N,C,Z,V flags after the execution of this ARM assembly... 0.00
Trustzone: CPU0 non-secure and CPU1 Secure in 0.00
Use of LR and PC instructions in non-leaf and leaf functions epilogue +0.58
What does *(int32_t *)(a + 4) = b mean? -0.58
Detect extended supersection support on arm processor at runtime 0.00
What's the structure of .arm.extab entry in armcc? 0.00
Does it take longer to read memory-mapped IO than regular memory on... +0.47
Why ARM SMP Linux kernel forces cachepolicy to writealloc? 0.00
What's the point of using Busybox in a low ram embedded system +0.53
What happens to RAM that is not statically allocated on a microcont... 0.00
difference between Virtual address and Modified virtual address in... -0.30
Why gcc produce different assembly result for user and kernel level... 0.00
Different function call assemblywith -O0 and -O1 with GCC on ARM -0.82
How can I retrieve data through a serial terminal without corruptin... 0.00
I want to convert x86 Linux shellcode with system calls to ARM Linu... 0.00
How to build a ARM gcc/glibc environment to be used in an ARM syste... 0.00
ARM AArch32 local labels vs named labels speed -0.52
Debugging early kernel startup code in QEMU 0.00
Relationship between U-boot CONFIG_SYS_TEXT_BASE and SDRAM 0.00
objcopy is removing a section unless I declare a static volatile va... 0.00
How to compare a register with a hexadecimal -0.02
How can I do this section of code, but using auto-indexing with ARM... 0.00
What does swi SYS_ERROR0 do in arm linux kernel? 0.00
Pushing LR before BL instruction in ARM assembly +1.03
Translating from C to ARM Assembly--keep getting segmentation fault... +0.11
Does ARM use physcial address or a virtual address when entering th... 0.00
TrustZone vs ROM as root-of-trust in Secure Boot 0.00
What is CPU_DABORT_HANDLER used for in glue-df.h? 0.00