StackRating

An Elo-based rating system for Stack Overflow

Home | About | Stats and Analysis | Get a Badge

Rating Stats for

Gautitho

Rating
1493.14 (4,336,900th)

Reputation
46 (1,090,929th)

Page: 1

Title	Δ
Is clock usage recommended in VHDL design?	0.00
VHDL Array from own entity	0.00
VHDL password program with DE2-board	0.00
How to give delay of 2 us to any pulse?	0.00
How can we assign different signals to a single integer value?	-3.91
VHDL parse error, unexpected INTEGER_LITERAL, expecting RETURN or I...	+4.58
vhdl delay line implementation attribute	0.00
how to initialize array of STD_LOGIC_VECTOR(15 downto 0) with data...	0.00
Vivado: TCL command to set timing paths between clock1 and clock2 a...	0.00
How FPGA inferrs the VHDL constatns in the Design after synthesis	0.00
Blocking Assignments on SIGNALS in VHDL	+0.21
Design patterns for data transfer in an FPGA	0.00
trigger with arbitrary width	-3.97
Delay in Simulation of Output with regard to Input	0.00
VHDL INOUT Port does not provide a signal (I2C)	0.00
Undefined counter value in simulation	0.00
vivado: how to view "pin assignments report" after genera...	0.00
Connecting Component VHD. RTL schematic does not work properly	0.00
How to write to console a custom array type	+0.57
VHDL: including file type inside of a VHDL Record structure?	0.00
How to compare two circuits based on their utilization	0.00
VHDL equivalent to Verilog "10'h234"	-4.35
Generate clocks with ratio for testbench	0.00
I'd like to display the segment according to differnet clocks,...	0.00
VHDL (Error (10500): VHDL syntax error at Router.vhd(39) near text...	0.00
Subtracting from all element of an array: VHDL	0.00
Numeric operation in vhdl	0.00